LABORATORY MEASUREMENTS OF ON-BOARD SUBSYSTEMS

P.P. Nuspl, G. Dong and H.C. Seran INTELSAT WASHINGTON, D.C., 20008-3098

SUMMARY

GOOD PROGRESS HAS BEEN ACHIEVED ON THE TEST BED FOR ON-BOARD SUBSYSTEMS FOR FUTURE SATELLITES. THE TEST BED IS FOR SUBSYSTEMS DEVELOPED UNDER PREVIOUS INTELSAT R&D CONTRACTS. FOUR TEST SETUPS HAVE BEEN CONFIGURED IN THE INTELSAT TECHNICAL LABORATORIES:

- 1. TDMA On-BOARD MODEM (MODEM, MELCO);
- 2. MULTICARRIER DEMULTIPLEXER DEMODULATOR (MCDD, TELESPAZIO/ALCATEL);
- 3. IBS/IDR BASEBAND PROCESSOR (BBP, NEC); AND
- 4. BASEBAND SWITCH MATRIX (BSM, NEC).

THE FIRST THREE SERIES OF TESTS ARE COMPLETED AND THE TESTS ON THE BSM ARE IN PROGRESS. DESCRIPTIONS OF TEST SETUPS AND MAJOR TEST RESULTS ARE INCLUDED IN THIS POSTER PRESENTATION; THE FORMAT OF THE POSTER IS OUTLINED BELOW. A COMPANION PAPER DISCUSSES THE SYSTEMS BENEFITS AND CONSTRAINTS, AND SUMMARIZES THE STATUS OF THESE ON-BOARD TECHNOLOGIES [Ref. 1].

TITLE PAGE

*****	*****	*****	*****		
*			* -		-
*	*	*	* -	-	-
*	MODEM		* -	MCDD	-
*	*	*	* -	-	-
*			* -		-
*****	*****	*****	*****		
+++++++++++	+++++++++++	+++++			
+		+ :	: BB		:
+	+				
+	BSM	++++++++	++++++++++++	++++++++++	+++++
+	+	+	+	+	+
+					+
+++++++++++	++++++++++	++++++++++++	++++++++++++	+++++++++++	+++++

^{*}THIS PAPER WAS PRESENTED IN SESSION 4: CONCURRENT POSTER PRESENTATIONS AND DEMONSTRATIONS. ROW AND COLUMN NUMBERS EXPLAIN THE POSTER LAYOUT.




FIGURE 1 (A) ON-BOARD DEMODULATOR




FIGURE 1 (B) ON-BOARD MODULATOR

THE CODE GENERATOR PRODUCES THE P, Q, CLOCK AND GATE SIGNALS (IN BURST MODE).

THE CODE ERROR DETECTOR ACCEPTS THE P, Q, AND CLOCK SIGNALS AND THE STATUS AND APERTURE SIGNALS FROM THE CODE GENERATOR AND MAKES BER, UNIQUE WORD MISSING DETECTION (UWMD) TESTS ETC.

THE ADAPTER IS AN INTERFACE BETWEEN THE CODE GENERATOR, CODE ERROR DETECTOR AND THE EARTH STATION (E/S) MODEM.

ATTENUATOR 1 IS USED TO ADJUST THE INPUT SIGNAL LEVEL TO THE UPCONVERTER, WHICH IS ABOUT -20 DBM.

Switch 1 controls the signal connection for signal monitoring and $E_{\rm b}/N_{\rm o}$ calibration during the measurement process.

ON-BOARD MODEM TESTS

THE BURST 3950-MHz RF SIGNAL IS FED TO THE RF PORTION WHICH INCLUDES THE DOWNCONVERTER, THE IF ROLL-OFF FILTER AND THE AGC CIRCUIT.

THE DEMODULATION CIRCUIT IS A COHERENT DETECTOR.

THE CARRIER RECOVERY CIRCUIT CONSISTS OF A TIMES-FOUR MULTIPLIER, A TANK-LIMITER WITH AFC (AUTOMATIC FREQUENCY CONTROL) AND A DIVIDE-BY-FOUR CIRCUIT.

THE SYMBOL-TIMING-RECOVERY CIRCUIT CONSISTS OF THE IF SQUARING CIRCUIT AND TANK-LIMITERS.

In the Modulator, the P and Q streams and their clock of 60.416~MHz (data rate is 120.832~Mbit/s) are received by the retiming circuit. P and Q streams are synchronized by the Clock.

THIS SWITCH IS CONTROLLED BY THE CARRIER ON-OFF SIGNAL FROM THE TEST SET AND IT CONTROLS THE OUTPUT OF THE MODULATOR.




FIGURE 2 BER TEST SETUP

THE EQUIPMENT FROM THE CODE GENERATOR TO THE UPCONVERTER SIMULATES THE FUNCTION OF THE E/S TRANSMITTER IN WHICH THE QPSK-MODULATED 6-GHZ SIGNAL IS PRODUCED.

The Low Noise Amplifier (LNA) is in the INTELSAT-IVA Transponder Simulator. Attenuator 2 is used to control the signal level to the LNA amplifier and to calibrate the uplink $E_{\rm b}/N_{\rm o}$.

A Downconverter with LO Frequency of 2225 MHz is also in the INTELSATIVA Transponder Simulator.

SWITCH 2 IS USED TO CONTROL THE SIGNAL CONNECTION FOR SIGNAL LEVEL AND SPECTRUM MEASUREMENT OR MONITORING IN THE TEST PROCESS; THIS IS DONE WITHOUT CHANGING THE PHYSICAL CONNECTION IN ORDER TO IMPROVE THE MEASUREMENT ACCURACY AND FACILITATE OPERATION.

The demodulated P and Q signals and recovered Clock from the on-board Demodulator pass through the buffer and conditioning circuits in the Modem Test Set.

Switch 3 is for downlink $E_{\rm b}/N_{\rm o}$ calibration and signal monitoring. The Variable Attenuator 5 is used to control the noise level to reach the required downlink $E_{\rm b}/N_{\rm o}$. Switch 4 is used for downlink $E_{\rm b}/N_{\rm o}$ calibration and spectrum monitoring without changing the physical connection.

In the BER test, the measured performance is the summation of the uplink and downlink BERs. If the uplink (or downlink) $E_{\rm b}/N_{\rm o}$ is very high, for instance over 40 dB, the measured result will mainly indicate the performance of the downlink (or uplink respectively).

The E_b/N_o calibrations are different for the uplink and the downlink. For the uplink, the noise is mainly the thermal contribution from the LNA in the INTELSAT-IVA Transponder Simulator. The Spectrum Analyzer is used to measure the signal level (unmodulated carrier) and the noise power density (in dBm/Hz).

FOR THE DOWNLINK, AN INDEPENDENT NOISE SOURCE IS USED. THE SPECTRUM ANALYZER MEASURES THE UNMODULATED CARRIER LEVEL UNDER VERY WEAK NOISE CONDITIONS, AND THE NOISE SPECTRAL POWER DENSITY WITHOUT THE SIGNAL. IN THE ENTIRE CALIBRATION PROCESS THE SIGNAL CONNECTION IS CONTROLLED BY SWITCHES WITHOUT CHANGING ANY PHYSICAL CONNECTION, SO THE CALIBRATION ERROR IS REDUCED SIGNIFICANTLY.

THE DEMULTIPLEXER SEPARATES THE CHANNELS USING A PER-CHANNEL, ANALYTIC SIGNAL APPROACH.

THE DEMODULATOR IS A SINGLE-CHANNEL DEMODULATOR THAT RECOVERS THE TRANSMITTED BIT STREAM AND OUTPUTS IT TO A BASEBAND SWITCH MATRIX. THE BIT RATE OF THIS MCDD CANNOT BE VARIED AND ONLY ONE CHANNEL CAN BE PROCESSED AT ANY ONE TIME. THE INPUT FDMA SIGNAL HAS A 10-MHZ BANDWIDTH AND CONSISTS OF 3 CHANNELS AT 4.4 MBIT/S TRANSMISSION RATE, OR 12 CHANNELS AT 1.1 MBIT/S TRANSMISSION RATE; IT IS SAMPLED AT A RATE OF ABOUT 20 MHz.

- An Analog Input Interface is provided that is able to accept the signal at intermediate frequency (140 MHz), to perform the anti-aliasing filtering and the down-conversion to baseband, so that the final analog-to-digital conversion is done at Nyquist rate.
 - AT THE OUTPUT OF THE MCDD, A DIGITAL-TO-ANALOG CONVERTER IS USED FOR THE PURPOSE OF TESTING, AND ALLOWS AN OSCILLOSCOPE TO BE USED TO OBSERVE SIGNAL CONSTELLATIONS AND OTHER SIGNIFICANT PARAMETERS.
 - THE FDMA SIGNAL GENERATOR CONSISTS OF A BANK (THREE IN THIS CASE) OF MODULATORS WHICH HAVE THE SAME CONFIGURATIONS BUT THEIR CARRIER FREQUENCIES CAN BE SELECTED INDEPENDENTLY WITHIN CERTAIN RANGES.

THE HP3326A SYNTHESIZER PROVIDES THE REQUIRED CLOCK SIGNAL TO THE HP3762A DATA GENERATOR WHICH PRODUCES THE DATA SEQUENCE AND CLOCK.

THE ALCATEL SYNTHESIZER PROVIDES THE SOURCE FREQUENCY TO THE FDMA SIGNAL GENERATOR. IT CAN PRODUCE A MAXIMUM OF 3 MODULATED CARRIERS SIMULTANEOUSLY. THE HP3708A NOISE TEST SET IS USED TO INTRODUCE GAUSSIAN NOISE IN THE CHANNEL UNDER TEST.

AO IS THE OUTPUT ATTENUATOR INSIDE THE FDMA SIGNAL GENERATOR. ATTENUATORS A1 AND A2 ARE USED TO ADJUST THE SIGNAL LEVEL TO MEET THE REQUIREMENTS OF THE HP3708A NOISE TEST SET AND THE MCDD. THE HP8566B IS FOR SPECTRUM MONITORING AND ANALYSIS.




FIGURE 3 UPLINK BER FOR MODEM

The uplink BER is an indication of the On-Board Demodulator performance. The BER versus $E_{\rm b}/N_{\rm o}$ for the burst mode and continuous mode are similar. The uplink $E_{\rm b}/N_{\rm o}$ needs to increase by 2.1 to 4.7 dB in order to get the same BER as defined in the specification. The degradation reduces to 0.7 to 1.6 dB when the LO frequency offset is at about -125 kHz or the carrier frequency offset is +125 kHz.




FIGURE 4 DOWNLINK BER FOR MODEM

The downlink BER reflects the On-Board Modulator and the E/S Demodulator performance. The BER versus E_b/N_o for the burst mode and the continuous mode are very similar. For the burst mode, the measured BER versus E_b/N_o is better than the specifications, by about 0.3 to 0.6 dB for the On-Board Modem and better by about 1.1 to 2.0 dB for the E/S Modem.

DURING TESTS OF AMPLITUDE VARIATIONS, THE SWITCH ON THE CODE GENERATOR WAS USED TO SELECT THE OPERATION MODE AND MEASURE THE CARRIER LEVEL WITH THE SPECTRUM ANALYZER. IN THE FIXED MODE (NO MODULATION) BOTH P AND Q CHANNELS CAN BE SET WITH SWITCHES FOR A CONSTANT 0 OR 1, WHICH PRODUCES AN AMPLITUDE VARIATION OF 0 DB. IN THE CONTINUOUS MODE A PSEUDO-RANDOM SEQUENCE IS SELECTED TO MODULATE A CONTINUOUS CARRIER. THE PEAK-TO-PEAK AMPLITUDE VARIATION IN THIS CASE IS 0.6 DB, SO THE MODEM MEETS THE SPECIFICATION OF ±0.5 DB AMPLITUDE VARIATION.

CARRIER ON/OFF ISOLATION WAS MEASURED AS 55 DB AND EXCEEDS THE SPECIFIED 50 DB.

The specification of Probability of Unique Word Missed Detection (UWMD) is better than $1x10^8$ when the E_b/N_o is equal to 7 dB. The test result shows that about 2 dB E_b/N_o increase is needed to meet that UWMD probability.




FIGURE 5 TEST SETUP FOR CARRIER PHASE SHIFT AND AMPLITUDE VARIATION

THE HP8510B NETWORK ANALYZER IS USED FOR PHASE SHIFT MEASUREMENTS BY COMPARING THE MODULATED CARRIER WITH THE REFERENCE CARRIER.

Since the purpose is to measure the relative phase differences among the 00, 01, 11, 10 phases, the accuracy of the absolute value is not very important.

WITHIN THE ON-BOARD MODULATOR, THE P AND Q DATA MODULATE THE IF CARRIER OF 141 MHz first, then the IF carrier is upconverted to 3950 MHz. This modulated signal is sent to the Network Analyzer for phase shift measurements.

THE REFERENCE SIGNAL HAS THE SAME RF FREQUENCY AND IS PHASE COHERENT TO THE MODULATED CARRIER (UNDER TEST) OF THE ON-BOARD MODULATOR.

THE OUTPUT OF THE MIXER HAS THREE PRODUCTS AT VERY CLOSE LEVELS AT 3950 MHz (SUMMATION), 3809 MHz (LO) AND 3668 MHz (DIFFERENCE) RESPECTIVELY. THE FREQUENCY OF THE DESIRED PRODUCT IS 3950 MHz AND THE FILTER SELECTS THE DESIRED ONE.

THE PHASE SHIFTER IN THE REFERENCE CHANNEL IS USED TO COMPENSATE THE STATIC PHASE DIFFERENCE BETWEEN THE TWO CHANNELS.

TEST RESULTS ARE 0.0, 90.7, 180.2, 269.4 DEGREES FOR THE FOUR PHASE STATES AND MEET THE SPECIFICATIONS (0, 90, 180, 270, #2 DEGREES).




FIGURE 6 BER TEST BED FOR MCDD




FIGURE 7 BER FOR MCDD AT 4.4 MBIT/S




FIGURE 8 BER FOR MCDD VERSUS CLOCK FREQUENCY OFFSET




FIGURE 9 BER FOR MCDD VERSUS CARRIER FREQUENCY OFFSET ROW 2, COLUMN 4

TWO ADJACENT CHANNELS (UPPER AND LOWER) ARE THE INTERFERING CHANNELS. TWO ADDITIONAL ALCATEL SYNTHESIZERS (1 AND 3) ARE USED TO PROVIDE TWO SOURCE SIGNALS TO THE FDMA SIGNAL GENERATOR FOR THE UPPER AND LOWER CHANNELS. ANOTHER HP3326A, HP3762A AND DIVIDER ARE USED TO PROVIDE THE INTERFERING DATA SIGNALS AND CLOCKS TO MODULATE THE UPPER AND LOWER CHANNEL CARRIERS. MEASUREMENTS ARE ONLY PERFORMED FOR THE CENTER CHANNEL.

THE DEGRADATION DUE TO THE ACT INTERFERENCE IS NO MORE THAN 0.2 DB LOSS FOR THE 4.4 MBIT/S DATA RATE CASE.




FIGURE 10 SETUP FOR THE ADJACENT CHANNEL INTERFERENCE TEST

THE PROOF-OF-CONCEPT HARDWARE FOR THE BBP CONSISTS OF 12 PRINTED WIRED BOARDS: ONE TDM/TDMA CONVERTER, ONE TDMA/TDM CONVERTER, ONE FDMA BUFFER, FIVE FOR THE SWITCH CIRCUITS, FOUR FOR THE CONTROL UNIT.

THE PRINCIPAL FUNCTIONS OF THE BBP CONSIST OF DATA RATE CHANGING; TRAFFIC ROUTING AT BYTE LEVEL, INCLUDING MULTIPLEX (TDM-Down), MULTICAST AND DISTRIBUTION ETC.; TDM/TDMA CONVERSION; AND DIAGNOSIS.

THE SWITCH CIRCUIT PERFORMS DATA RATE CHANGES AND ALL SWITCHING FUNCTIONS.




FIGURE 11 BLOCK DIAGRAM FOR BASEBAND PROCESSOR (BBP)

THE BBP HARDWARE IS THE DEVICE UNDER TEST. THE TEST SET GENERATES THE INPUT SIGNALS FOR THE BBP AND RECEIVES THE OUTPUT SIGNALS FROM THE BBP. THE DATA RATES OF THREE PN DATA ARE 8192, 2048 AND 68.3 KBIT/S RESPECTIVELY.

THE TIMING SIGNAL GENERATOR (A) GENERATES THE MASTER CLOCK OF 16.384 MHz and System Reset Signal and outputs them to the BBP hardware; (B) GENERATES THREE CLOCKS (8192 kHz, 2048 kHz and 68.3 kHz) and sends them to the PN Data Generators via the MUX; (c) generates six kinds of frame and multi-frame pulses (period: 250 us, 2 ms, 7.5 ms, 16 ms and 480 ms) whose pulse durations are 244 ns; and (d) outputs these clocks and pulses to the Multiplexer in the Test Set.

ROW 3, COLUMN 3

. . . .

BBP TESTS




FIGURE 12 TEST SETUP FOR THE BBP TESTS

THE MULTIPLEXER GENERATES THREE INPUT DATA STREAMS: TDMA DATA, 1920 KBIT/S TDM DATA AND 64 KBIT/S TDM DATA. THE MUX GENERATES THE UNIQUE WORD SIGNAL FOR EACH INPUT DATA STREAM. THE UNIQUE WORD SIGNALS INCLUDE PREAMBLE DATA AND REFERENCE BURST DATA IN TDMA DATA, MULTIFRAME DATA INSERTED IN BYTES 0, 16, 32 AND 48 IN TDM DATA.

Another very important function of the Multiplexer is inserting 8-bit Test Data to a channel in an input line. The 8-bit Data can be arbitrarily selected by setting the "8-bit Test Data" Switches on the front panel of the Test Set. The line and the channel can be selected by setting the OUT LINE SEL and OUT CHANNEL SEL digital switches on the front panel of the Test Set respectively. The Multiplexer inserts the received PN data into every channel in each output lines, except the channel into which 8-bit Test Pattern Data are inserted.

THE DEMULTIPLEXER RECEIVES THE OUTPUT SIGNALS FROM THE BBP HARDWARE, AND SELECTS ONE FROM 4 OUTPUT LINES AND A CHANNEL IN THE SELECTED LINE TO DISPLAY. THE SELECTION IS PERFORMED BY SETTING THE IN LINE SEL AND IN CHANNEL SEL SWITCHES IN THE FRONT PANEL OF THE TEST SET RESPECTIVELY. THE DEMULTIPLEXER DISPLAYS THE SELECTED 8-BIT DATA BY "IN 8-BIT TEST DATA" LED DISPLAY ON THE FRONT PANEL OF THE TEST SET.

BBP TESTS

. . . .

THE OTHER FUNCTION OF THE DEMULTIPLEXER IN THE TEST SET IS PERFORMING THE ERROR DETECTION FOR THE SELECTED 8-BIT DATA. THIS IS PERFORMED BY COMPARING THE 8-BIT OUTPUT DATA DETERMINED BY SETTING THE "8-BIT TEST DATA" SWITCH WITH THE 8-BIT INPUT DATA MONITORED ON THE LED DISPLAY. WHEN AN ERROR IS DETECTED, THE "ERROR" LED DISPLAY ON THE FRONT PANEL OF THE TEST SET TURNS ON AND AN ERROR PULSE IS GENERATED AND OUTPUT FROM THE "ERR PLS OUT" BNC CONNECTOR ON THE REAR PANEL OF THE TEST SET.

THE DEMULTIPLEXER ALSO PERFORMS THE SERIAL / PARALLEL CONVERSION OF THE SELECTED OUTPUT LINE DATA AND OUTPUTS THE PARALLEL DATA FROM THE Z4 (TEST DATA OUT) CONNECTOR ON THE REAR PANEL OF THE TEST SET.

THE REMOTE CONTROL OPERATION SYSTEM SIMULATES THE CONTROL FUNCTIONS OF THE CONTROL EARTH STATION IN A SATELLITE COMMUNICATION NETWORK. ITS MAIN FUNCTION ARE COMMAND SETTING, TELEMETRY DATA DISPLAY, AND TRANSMISSION/ RECEPTION CONTROLS.

IBS/IDR BBP TESTS INCLUDE:

COMMUNICATION BETWEEN HOST COMPUTER AND THE BBP;

(COMMAND AND TELEMETRY);

DATA LOAD-UP AND READ-OUT;

HARDWARE REDUNDANCY SWITCHING (CONTROL STATUS);

SWITCHING FUNCTIONS:

MULTI-CAST, TDM-DOWN, DISTRIBUTION, DATA RATE CHANGE; DIAGNOSTIC FUNCTIONS:

COLUMN CONTROL MEMORY DIAGNOSIS
AND SWITCHING MODULE MEMORY DIAGNOSIS.

THE IBS/IDR BBP PERFORMANCE MEETS THE FUNCTIONAL SPECIFICATIONS.

ROW 3, COLUMN 5

BBP TESTS

THE BASEBAND SWITCH MATRIX IS A 16x16 MATRIX WHICH CONSISTS OF 4 CHIPS REALIZED IN GAAS LSI TECHNOLOGY. THE CHIPS DEVELOPED UNDER CONTRACT INTEL-321 HAVE 16 INPUT CHANNELS AND 4 OUTPUT CHANNELS.

Low power consumption (7.78 W) is achieved through the construction of buffered FET logic with depletion-type FETs.

The chips are very small and have low mass. The mass of the demonstration unit is 1.25 kg and it has a size of 24x18x1.7 cm.

EACH CHANNEL RUNS AT A 60-MHz CLOCK RATE; USED IN PAIRS, THEY SUPPORT 120-MBIT/S DATA RATE.




FIGURE 13 PHOTOGRAPH OF BASEBAND SWITCH MATRIX

BSM TESTS

ROW 3, COLUMN 1

++++

127

THE BSM CHIP CONSISTS OF 4 FOUR-BIT REGISTER-1S, 4 FOUR-BIT REGISTER-2S, 4-TO-16 DECODERS AND 64 DIGITAL SWITCHES. REGISTER-1 STORES THE SWITCH ADDRESS COMING FROM THE DCU, AND LOADS REGISTER-2 UPON A DCU LATCH PULSE.

REGISTER-2 FEEDS THE 4-TO-16 DECODER WHICH SELECTS ONE SWITCH IN THE 16-GATE COLUMN. EACH SWITCH CONSISTS OF AN AND GATE MADE WITH DEPLETION-TYPE FET. THE AND GATES ARE ARRANGED ON THE CROSS POINTS OF THE MATRIX AND THE SIXTEEN AND-GATE OUTPUTS ARE INTERCONNECTED BY WIRED-OR TO THE OUTPUT LINE.

IN DYNAMIC OPERATION, THE DISTRIBUTION CONTROL UNIT (DCU) CAN UPDATE THE CONFIGURATION OF THE MATRIX UP TO 50 TIMES IN THE 2 MS FRAME. THROUGH THE TT&C INTERFACE, TRAFFIC FLOW PATTERNS ARE STORED IN THE OFF-LINE MEMORY OF THE DCU. AT THE BEGINNING OF THE MASTER FRAME PULSE (8129x2 MS = 16 SEC), THE NEW PATTERN (MAXIMUM 50 CONFIGURATIONS) IS PLACED IN SERVICE IN THE ON-LINE MEMORY OF THE DCU.




FIGURE 14 GAAS LSI BSM CHIP BLOCK DIAGRAM

BSM TESTS

ROW 4, COLUMN 2

++++




FIGURE 15 BSM TEST IMPLEMENTATION: Two 8 x 8 MATRICES

IN THE TEST CONFIGURATION, THE BSM SIMULTANEOUSLY CONNECTS DYNAMICALLY AND STATICALLY TWO SETS OF 8 INPUT PORTS TO 8 OUTPUT PORTS FOR P AND Q CHANNELS, UNDER THE CONTROL OF THE DISTRIBUTION CONTROL UNIT.

[This implementation uses half the surfaces of the chips.]

BSM TESTS




FIGURE 16 INPUT AND OUTPUT WAVEFORMS

THE OUTPUT AND INPUT LEVELS ARE ECL COMPATIBLE.
ALL THE SWITCHES FUNCTION AS REQUIRED.

With a random sequence (length = 2^{15} - 1) as input and an Error Detector as a monitor, a test has confirmed that the working speed is the 60-MHz clock rate, as required in QPSK 120-MBit/s TDMA systems. Some switches work up to 90 Msymbol/s.

When the BSM operates at $60\,$ MHz, some precautions in the rise time and the fall time measurements are required. To avoid line reflections, we added an ECL gate which terminates on a 50-ohm resistor.

Transfer Characteristics




FIGURE 17 BSM: V_{out} VERSUS V_{in}

THE FIGURE SHOWS A COMPOSITE OF OBSERVED INPUT / OUTPUT CHARACTERISTICS FOR MANY BSM GATES.

THE INPUT / OUTPUT TRANSFER CHARACTERISTICS FOR ALL GATES ARE ACCEPTABLE.

BSM TESTS

ROW 4, COLUMN 4

++++




FIGURE 18 DYNAMIC TEST OF THE BSM

THE FIGURE ILLUSTRATES THAT THE DATA STREAMS ARE SWAPPED FROM P CHANNEL 1 TO P CHANNEL 8.

THIS DYNAMIC TEST SHOWED THAT THERE ARE NO BIT LOSSES DURING THE SWITCHING OPERATION.

REFERENCE

1. P.P. Nuspl and G. Dong, "On-Board Processing for Telecommunications Satellites", to be presented at Second NASA Space Communications Technology Conference, Onboard Switching and Processing, Cleveland, November 1991.

BSM TESTS

ROW 4, COLUMN 5

++++